Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Design Engineering Manager Job in Cadence @ Mearch Online Travel

Home >

 Design Engineering Manager Job in Cadence

Job Description

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Title: Design Engineering Manager Location: Bangalore Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the worlds most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. The Cadence Advantage The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadences employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees. The unique One Cadence One Team culture promotes collaboration within and across teams to ensure customer success Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each otherevery day. Job Summary: We have an immediate opening in the Post Silicon Physical Layer Electrical Validation team at Cadence Design Systems Bangalore, for the post of "Design Engineering Manager". The responsibility entails leading pre silicon Physical Layer Electrical Validation infrastructure development as well as post silicon validation efforts primarily on Cadence's High Speed SERDES Test chips, ie, activities involving (but not limited to) designing the hardware and software architecture required to test the test chips (be it the test PCBs, controlling FPGA platforms, Labview/python automation for controlling the HW etc), defining test plans for rigorously testing the compliance of the Test chips to the Physical Layer Electrical specifications, implementing these tests as planned, generating high quality test reports based on the test results etc. What we are looking for in potential candidates is listed below. Minimum Qualifications: 6-10 years (with Btech) or 4-8 years (with Mtech) of experience in Post-Silicon Physical Layer Electrical Validation Deep Physical Layer electrical validation experience on AT LEAST ONE High speed SERDES protocol like PCIe, USB, DP, ethernet, SRIO, JESD204, DDRIO etc Strong hands on Experience in using lab equipment such as Oscilloscopes, Network Analyzer, Bit Error Rate Tester (BERT) etc Preferred Qualifications: Experience managing small teams (at least 2 members and above) Experience leading the complete post silicon validation efforts for at least one full project 1-2 years of experience in FPGA Design, PCB schematic and layout design & Prototyping Pre-Silicon IP/SoC Physical Layer Electrical Validation experience related to board bring-up & Debug. Familiarity with Verilog RTL coding, FPGA coding, Labview, python, C/C++, TCL Experience conducting hiring interviews and mentoring new hires Candidates are expected to be passionate about analog and digital electronic circuit design aspects as well as signal processing related aspects. Were doing work that matters. Help us solve what others cant.,

Employement Category:

Employement Type: Full time
Industry: Engineering / Construction
Role Category: Not Specified
Functional Area: Not Specified
Role/Responsibilies: Design Engineering Manager Job in Cadence

Contact Details:

Company: Cadence Design Systems
Location(s): Other Karnataka

+ View Contactajax loader


Keyskills:   FPGA Design Prototyping Labview Python Signal processing layout design TCL

 Job seems aged, it may have been expired!
 Fraud Alert to job seekers!

₹ Not Specified

Similar positions

Associate Project Manager I

  • HCL Technologies
  • 2 to 6 Yrs
  • karnataka
  • 1 day ago
₹ Not Disclosed

Cloud & AI Solution Engineer Azure

  • Junomoneta Finsol
  • 3 to 7 Yrs
  • Maharashtra
  • 2 days ago
₹ Not Disclosed

Infosys BPM is Hiring For Customer Service

  • Infosys BPM
  • 0 to 4 Yrs
  • karnataka
  • 2 days ago
₹ Not Disclosed

Software Test Engineer - Manual Testing

  • Jtsi Technologies
  • 4 to 8 Yrs
  • 2 days ago
₹ Not Disclosed

Mearch Online Travel

Mearch Online is a full-service technology and consulting firm, specializing in tech platform building, comprehensive digital project management, chatbot creation and content management solutions. With a team of experts in sales, operations, products, and content, we offer our clients the best i...