Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Physical Design Engineer, Senior @ Qualcomm

Home > Hardware

 Physical Design Engineer, Senior

Job Description

Job Area: Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications:
  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
  • OR
    Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
  • OR
    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.
    OR
    Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
    OR
    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.PNR implementation for Qualcomm SoC's
    Good hands-on experience on Floorplanning, PNR and STA flows
    Good knowledge on Placement/Clock Tree Synthesis (CTS), optimization, etc
    Good understanding on signoff domains" LEC/CLP/PDN knowledge, etc
    Good knowledge on Unix/Linux " Perl/TCL fundamentals/scriptingPrincipal Duties and responsibilities
    Complete ownership on PNR implementation (Floorplanning, Placement, CTS, post_route,etc) on latest nodes.
    Signoff knowledge is mandatory (STA,Power analysis,FV, low power verification, PV,etc)
    Quick learner with good analytical and problem solving skills
  • 3+ years experience with PNR flow in latest tech nodes (e.g., 4nm/5nm/7nm/10nm
  • Job Classification

    Industry: Telecom / ISP
    Functional Area / Department: Engineering - Hardware & Networks
    Role Category: Hardware
    Role: ASIC / RTL / Logic Design Engineer
    Employement Type: Full time

    Contact Details:

    Company: Qualcomm
    Location(s): Hyderabad

    + View Contactajax loader


    Keyskills:   perl tcl hardware engineering node pnr dsp physical design soc lec floorplan power analysis fpga drc linux synthesis sta cts primetime lvs timing analysis verilog floor planning rf timing closure placement unix clock tree synthesis

     Fraud Alert to job seekers!

    ₹ Not Disclosed

    Similar positions

    Electrical Design Engineer - Mnc Company (5 Days) Dlf Phase -2,gurgaon

    • Capital Placement
    • 2 - 6 years
    • Delhi, NCR
    • 3 days ago
    ₹ 4-5 Lacs P.A.

    Sr Staff GPU Physical Design Engineer

    • Qualcomm
    • 4 - 9 years
    • Noida, Gurugram
    • 4 days ago
    ₹ Not Disclosed

    SoC Design Verification Engineer

    • Intel
    • 4 - 9 years
    • Bengaluru
    • 4 days ago
    ₹ Not Disclosed

    Senior Embedded Hardware Engineer

    • Infitrone Advanced
    • 5 - 8 years
    • Ahmedabad
    • 5 days ago
    ₹ Not Disclosed

    Qualcomm

    As we unlock 5G, were applying our mobile expertise to transform industries, create jobs, and enrich lives.