Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Physical Design Engineer @ ACL Digital

Home > Hardware

 Physical Design Engineer

Job Description

Physical Design Engineer (4 to 12 Years)

Physical Design/Floor Plan/STA/Synthesis/PnR

Company: ACL Digital (Wafer space Semiconductor)

Location [Bangalore]

Experience: 4 to 12 Years

Openings: 5 Positions

Preferred - Immediate to 45 Days (Notice Period)


Job Description:

Technical Skills:

  • Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design.
  • Deep understanding of the concepts related to synthesis, place & route, CTS, timing convergence, IR/EM checks and signoff DRC/LVS closure
  • Responsible for independent planning and execution of all aspects of physical design including floor planning, place and route, Clock Tree Synthesis, Clock Distribution, extraction, Timing closure, Power and Signal Integrity Analysis, Physical Verification, DFM
  • Must have participated in all stages of the design (floor planning, placement, CTS, routing, physical verification, IREM)
  • Well versed with the timing closure (STA), timing closure methodologies
  • Good Understanding of DRC, LVS,ERC and PERC rule files for lower tech node layout verification
  • Experience in lower tech node (7nm)
  • Good automation skills in PERL, TCL and EDA tool-specific scripting
  • Able to take complete ownership for Block/sub-system for complete execution cycle
  • Out of box thinking to meet tighter PPA requirements

Qualification:

BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design

Detailed knowledge of EDA tools and flows, Fusion compiler based RTL2GDS flow is desired

Experience:4+


Job Classification

Industry: Electronic Components / Semiconductors
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: Physical Design / Layout Engineer
Employement Type: Full time

Contact Details:

Company: ACL Digital
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   Innovus RTL TO GDSII Physical Design STA Synthesis Floor Planning Timing Analysis PNR Timing Closure

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

Analog Layout Engineer

  • Capgemini
  • 6 - 8 years
  • Bengaluru
  • 2 days ago
₹ Not Disclosed

Data Analytics Engineer

  • Automotive Industry
  • 5 - 6 years
  • Chennai
  • 3 days ago
₹ Not Disclosed

Electrical Design Engineer - Mnc Company (5 Days) Dlf Phase -2,gurgaon

  • Capital Placement
  • 2 - 6 years
  • Delhi, NCR
  • 3 days ago
₹ 4-5 Lacs P.A.

Sr Staff GPU Physical Design Engineer

  • Qualcomm
  • 4 - 9 years
  • Noida, Gurugram
  • 4 days ago
₹ Not Disclosed

ACL Digital

Company DetailsVOLANSYS (An ACL Digital Company)