Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Senior Engineer - Memory Design Validation @ VMware

Home > Hardware

 Senior Engineer - Memory Design Validation

Job Description

Job Description:
Contribute/Lead towards Memory Design Validation of SRAM, Multi-Ports, Register File, TCAM, and ROM memory compilers as well as custom macros in 2nm and other cutting edge process technologies
Job Description
  • Contribute/Lead towards Memory Design Validation of all types of custom memory macros and memory compilers
  • Perform functional verification, root cause design discrepancies, and help resolve them
  • Perform signal integrity analysis, identify design weaknesses, and propose possible solutions to address them
  • Perform transistor level simulations to check for any Power Up or Lock up issues and help resolve them
  • Perform EM/IR analysis/simulations and evaluate impact on timing and internal margins
  • Perform transistor level simulations to validate timing and internal margins, identify timing characterization holes, and help resolve them
  • Perform various QA and validation checks to ensure accurate timing and power models
  • Develop scripts to automate verification flow and data analysis
  • Support silicon debugs and correlation to spice models
  • Coordinate with memory design leads, modelling leads, and managers to define and execute on the memory validation plan
Skill Sets
  • Strong expertise in development of memory macros of all types and architectures
  • Strong understanding of transistor level circuit behavior and analysis
  • Good understanding of the layout and their related challenges in sub nanometer process technologies
  • Good understanding of signal integrity, EM/IR, and reliability analysis
  • Good understanding of memory behavioral and physical models
  • Good understanding of DFT Schemes and chip level integration
  • Proficient in running transistor level simulators, writing automation scripts, and are tools savvy
  • Complete hands on experience in using Cadence schematic/layout editor tools
  • Complete hands on experience with transistor level simulators, Monte Carlo variation analysis, waveform viewer tools such as; HSPICE, HSIM, XA, FineSim, XARA, nWave, waveform viewer, etc..
  • Experience in Skill/Perl/Python Scripting is a strong plus
  • Good communication, interpersonal, and leadership skills
  • Good debugging skills, problem solving and logical reasoning skills
  • Motivated, self-driven and good at multi-tasking
.

Job Classification

Industry: Software Product
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: Product Design Engineer
Employement Type: Full time

Contact Details:

Company: VMware
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   Automation Data analysis DFT Design validation Debugging Perl Silicon Macros Signal integrity Python

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

Analog Layout Engineer

  • Capgemini
  • 6 - 8 years
  • Bengaluru
  • 3 days ago
₹ Not Disclosed

Data Analytics Engineer

  • Automotive Industry
  • 5 - 6 years
  • Chennai
  • 4 days ago
₹ Not Disclosed

Electrical Design Engineer - Mnc Company (5 Days) Dlf Phase -2,gurgaon

  • Capital Placement
  • 2 - 6 years
  • Delhi, NCR
  • 4 days ago
₹ 4-5 Lacs P.A.

Sr Staff GPU Physical Design Engineer

  • Qualcomm
  • 4 - 9 years
  • Noida, Gurugram
  • 4 days ago
₹ Not Disclosed

VMware

VMware (NYSE: VMW), the global leader in cloud infrastructure, delivers customer-proven virtualization solutions that significantly reduce IT complexity. VMware accelerates an organization’s transition to cloud computing, while preserving existing IT investments and enabling more efficient, a...