Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Asic Design Verification Engineer - Systemverilog, Uvm Test Bench @ Cisco

Home > Quality Assurance and Testing

 Asic Design Verification Engineer - Systemverilog, Uvm Test Bench

Job Description

Your Impact
  • Develop test plans, cover points, and qualification tests
  • Perform end-to-end verification of design blocks and top-level
  • Build and maintain block, cluster, and top-level DV environment infrastructure
  • Construct testbenches components like scoreboard, agents, sequencers, and
  • monitors
  • Write tests, debug regressions, and drive to module verification closure
  • Collaborate with designers and verification engineers for cross-block verification
  • Upgrade configuration/reset sequences (APIs)
  • Develop environment and tests for emulation
  • Ensure complete verification coverage through code, functional coverage, and gate level simulations
  • Support post-silicon bring-up and optimize integration and performance
Minimum Qualifications
  • Bachelors Degree in EE, CE, or other related fields with 6+ years or Masters Degree
  • with 4+ years of ASIC design or verification experience
  • Experience in developing verification environment for complex blocks from design specifications document
  • Proficient in verifying complex blocks and/or clusters for ASIC using UVM/System Verilog.
  • Scripting experience with Perl, Python, TCL, shell scripts.
Preferred Qualifications
  • Experience in Data center/ Hyper scaler /AI Networking technologies
  • Proven experience meeting and delivering project milestones and deadlines.
  • Ability to communicate technical concepts to audiences spanning executives to junior
  • engineers to customers.
  • Demonstrated ability in troubleshooting and debugging.
  • Experience with Emulation and Formal Verification tools is a plus.

Job Classification

Industry: IT Services & Consulting
Functional Area / Department: Engineering - Software & QA
Role Category: Quality Assurance and Testing
Role: Post Silicon Test Engineer
Employement Type: Full time

Contact Details:

Company: Cisco
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   ASIC Design Verification SystemVerilog DVE C++ Verdi VCS Shell scripting Python scripting Perl TCL

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

Independent Contractor - SAP GRC Job

  • Yash Technologies
  • 6 - 11 years
  • Hyderabad
  • 18 hours ago
₹ Not Disclosed

Software Engineer (Development and Test)

  • Luxoft
  • 5 - 10 years
  • Hyderabad
  • 3 days ago
₹ Not Disclosed

Senior Engineer-software Test&release

  • Sasken Technologies
  • 2 - 5 years
  • Bengaluru
  • 3 days ago
₹ Not Disclosed

Software Test Engineer - Automation Testing

  • Qcentrio
  • 7 - 9 years
  • Bengaluru
  • 3 days ago
₹ Not Disclosed

Cisco

Cisco Meraki