In fast changing markets, customers worldwide rely on Thales. Thales is a business where brilliant people from all over the world come together to share ideas and inspire each other. In aerospace, transportation, defence, security and space, our architects design innovative solutions that make our tomorrows possible.
Senior Technical Lead - Design Optimization for FPGAs
Essential Specifications:
Masters / PhD in Electrical Engineering, Computer Science, or a related
field with at least 10 years of experience on FPGA based designs, design
optimizations and problem solving.
Strong understanding of digital logic fundamentals and computer
architecture.
Proficiency in FPGA programming techniques.
Experience with timing analysis and optimization for FPGA designs.
Excellent skills in Verilog programming language.
Experience using Vivado or Questa Sim EDA tools.
Desirable Specifications:
Knowledge of RISC-V architecture.
Effective presentation skills to communicate complex ideas.
Familiarity with verification techniques using UVM.
Responsibilities:
Work on a variety of design optimization problems for FPGA-based
systems.
Collaborate with the team to develop innovative solutions for performance
improvement, power optimization, and area reduction.
Implement designs using FPGA programming languages like Verilog.
Conduct timing analysis and optimize designs to meet performance
requirements.
Utilize Vivado or Questa Sim EDA tools for design and validation.
Stay informed about the latest advancements in FPGA design optimization.
Document research findings and project progress accurately.
Participate in team meetings, providing valuable insights and suggestions.
Job Classification
Industry: IT Services & ConsultingFunctional Area / Department: Engineering - Software & QARole Category: Software DevelopmentRole: Technical LeadEmployement Type: Full time