Your browser does not support javascript! Please enable it, otherwise web will not work for you.

SoC RTL Integration Engineer @ TekWissen

Home > Hardware

 SoC RTL Integration Engineer

Job Description

Overview: 

TekWissen is a global workforce management provider throughout India and many other countries in the world. 


Position: SoC RTL Integration Engineer

Location: Bangalore

Work Type: Onsite
Job Type: Full time


Job Description:


Primary Responsibilities:-

  • Lead complex SoC integration efforts, including the development of top-level architecture and interconnect fabric
  • Design and implement critical integration components such as clock/power distribution networks, reset controllers, and system-level arbitration
  • Resolve sophisticated interface compatibility issues between IP blocks from various sources
  • Develop and maintain comprehensive integration verification strategies
  • Collaborate with IP teams to ensure seamless integration of all subsystems
  • Perform thorough clock domain crossing (CDC) and power domain crossing (PDC) analysis
  • Drive timing closure at the integration level in coordination with physical design teams
  • Implement and optimize system-level power management schemes
  • Lead design reviews and provide technical guidance to junior integration engineers
  • Develop technical specifications for SoC-level integration requirements

Required Technical Skills:-

  • 7+ years of RTL design experience with 4+ years focused on SoC integration
  • Expert knowledge of industry-standard bus protocols (AXI, AHB, APB, etc.)
  • Proven experience with large-scale integration challenges in complex SoCs
  • Strong understanding of clock synchronization strategies and metastability management
  • Deep knowledge of power management techniques and implementation
  • Experience with integration-specific verification methodologies
  • Proficiency in debugging complex system-level issues
  • Advanced understanding of timing analysis and constraints at the integration level

Advanced Capabilities:

  • Ability to identify and address system-level bottlenecks affecting performance
  • Experience optimizing interconnect architectures for bandwidth and latency requirements
  • Knowledge of security isolation requirements for modern SoCs
  • Skill in balancing conflicting requirements from multiple IP teams
  • Experience mentoring junior engineers on integration methodologies
  • Ability to influence architectural decisions based on integration considerations
  • At the MTS level, you would be expected to independently lead major integration efforts, serve as a technical authority on integration challenges, and contribute to architectural decisions that affect the entire SoC design.

TekWissen Group is an equal opportunity employer supporting workforce diversity.

Job Classification

Industry: Electronic Components / Semiconductors
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: ASIC / RTL / Logic Design Engineer
Employement Type: Full time

Contact Details:

Company: TekWissen
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   System Verilog IP Verilog RTL RTL Design Soc Integration

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

ASIC Design Engineer

  • Cisco
  • 6 - 11 years
  • Bengaluru
  • 5 days ago
₹ Not Disclosed

SOC DV Lead

  • Team Computers
  • 7 - 10 years
  • Bengaluru
  • 6 days ago
₹ Not Disclosed

Lead Design Testability Engineer

  • Team Computers
  • 6 - 11 years
  • Bengaluru
  • 7 days ago
₹ Not Disclosed

Lead Design Testability Engineer

  • Team Computers
  • 6 - 11 years
  • Bengaluru
  • 7 days ago
₹ Not Disclosed

TekWissen

TekWissen India