Tech Lead - Physical Design
- Quest Global
- 5 - 8 years
- karnataka
- 17 days ago
- Email to a friend
- Report this job
Job Description
Job RequirementsKey Responsibilities:
- Execute floorplanning, power planning, placement, CTS, routing, DRC/LVS, and timing closure for blocks/subsystems.
- Work on multi-voltage designs using UPF, level shifters, isolation cells, and retention strategies.
- Perform timing analysis and closure using PrimeTime and support IR/EM/Noise closure under guidance.
- Collaborate with DFT/RTL/STA teams to resolve integration and physical challenges.
- Run power optimization techniques at synthesis and post-route stage.
- Support subsystem-level integration and participate in debug and convergence discussions.
- Write scripts (Python, Tcl) for flow automation, data mining, and report generation.
- Hands-on experience with full RTL-to-GDS flow using Fusion Compiler, Innovus.
- Working knowledge of low power flows, UPF, VCLP, power intent checks.
- Familiarity with timing closure concepts, signal integrity, and power optimization.
- Good scripting skills in Python/Tcl/Perl for design automation.
- Enthusiastic team player with strong analytical and debugging skills.
Key Responsibilities:
- Execute floorplanning, power planning, placement, CTS, routing, DRC/LVS, and timing closure for blocks/subsystems.
- Work on multi-voltage designs using UPF, level shifters, isolation cells, and retention strategies.
- Perform timing analysis and closure using PrimeTime and support IR/EM/Noise closure under guidance.
- Collaborate with DFT/RTL/STA teams to resolve integration and physical challenges.
- Run power optimization techniques at synthesis and post-route stage.
- Support subsystem-level integration and participate in debug and convergence discussions.
- Write scripts (Python, Tcl) for flow automation, data mining, and report generation.
- Hands-on experience with full RTL-to-GDS flow using Fusion Compiler, Innovus.
- Working knowledge of low power flows, UPF, VCLP, power intent checks.
- Familiarity with timing closure concepts, signal integrity, and power optimization.
- Good scripting skills in Python/Tcl/Perl for design automation.
- Enthusiastic team player with strong analytical and debugging skills.
Job Classification
Industry: Electronic Components / SemiconductorsFunctional Area / Department: Engineering - Hardware & NetworksRole Category: HardwareRole: Hardware ArchitectEmployement Type: Full timeContact Details:
Company: Quest GlobalLocation(s): Karnataka
Keyskills: physical design static timing analysis analytical soc data mining vhdl routing automation drc optimization design power management debugging perl tcl system verilog flow synthesis sta python cts lvs upf rtl uvm verilog technical design signal integrity timing closure pnr logic
Similar positions
Quest Global
Synapse Quest Global is an industry leader & one among the fastest growing Service company in design services in the world and is the engineering backbone of most top tier Semiconductor and System companies around the world. Synapse Design target customers are companies with $1 billio...
Job Listings
We are in open beta version of website, please let us know if any issues, at: info(at)indigojobs.in