Your browser does not support javascript! Please enable it, otherwise web will not work for you.

ASIC Engineer, Design Verification @ Meta

Home > Hardware

Meta  ASIC Engineer, Design Verification

Job Description

Apply to this job
The Infra Silicon team at Meta is responsible for designing and building in-house hardware accelerator Application-Specific Integrated Circuits (ASICs) to enhance Metas computing with superior capacity and efficiency at lower power and cost. The team focuses on creating domain-specific System on Chips (SoCs) that enable Metas data centers to execute computationally-intensive workloads, such as video transcoding and AI/ML, with higher performance and lower energy consumption. They are organized into several key areas, including architecture & algorithms, design & micro-architecture, design verification, implementation & backend design, emulation/prototyping, and system on chip (SoC), which collaborate extensively with other teams to deliver comprehensive solutions for various technical domains.
ASIC Engineer, Design Verification Responsibilities
  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
Minimum Qualifications
  • Bachelors degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • Track record of first-pass success in ASIC (Application-Specific Integrated Circuit) development cycles
  • 8+ years of hands-on experience in SystemVerilog/UVM (Universal Verification Methodology) and/or C/C++ based verification
  • 8+ years experience in IP/sub-system and/or SoC (System on Chip) level verification based on SystemVerilog UVM and OVM (Open Verification Methodology) based methodologies
  • Experience in one or more of the following areas along with functional verification - System Verilog Assertions, Formal, Emulation
  • Experience in EDA/Electronic Design Automation tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Preferred Qualifications
  • Experience in development of UVM/Universal Verification Methodology based verification environments from scratch
  • Experience with Design verification of Data-center applications like Video, Artificial Intelligence/Machine Learning (AI/ML) and Networking designs
  • Experience with revision control systems like Mercurial, Git or SVN
  • Experience with verification of ARM/RISC-V based sub-systems or SoC (Systems on Chip)
  • Experience with IP or integration verification of high-speed interfaces like PCIe (Peripheral Component Interconnect Express), DDR (Double Data Rate), Ethernet
  • Experience working across and building relationships with cross-functional design, model and emulation teams
About Meta
.
Equal Employment Opportunity
.
Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, fill out the Accommodations request form .

Job Classification

Industry: Internet
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: Design Verification Engineer
Employement Type: Full time

Contact Details:

Company: Meta
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   Computer science C++ ASIC Networking SOC Ethernet Test planning Perl PCIE Python

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

Asic Dv Engineer, Simulation Acceleration And Hybrid Verification

  • Meta
  • 6 - 11 years
  • Bengaluru
  • 10 hours ago
₹ Not Disclosed

Design Verification Engineering Manager

  • Meta
  • 12 - 17 years
  • Bengaluru
  • 18 hours ago
₹ Not Disclosed

Senior FPGA Design Engineer - Module Lead

  • Unistring Tech
  • 5 - 10 years
  • Hyderabad
  • 2 days ago
₹ Not Disclosed

Senior Hardware Design Engineer

  • Client of M/s Trancose
  • 7 - 12 years
  • Noida, Gurugram
  • 4 days ago
₹ 15-20 Lacs P.A.

Meta

Ashwani Metals Private Limited